

Review of Ch. 6 & Ch. 7

Ch. 6

General Structure of an inverter

BJT inverter: Diagram

How to obtain transfer characteristics?

Mathematically: (1) Base-Emitter loop = solve to obtain i_B

Use $i_C = \beta_F i_B$ to obtain i_C

(2) Collector-Ground loop: obtain V_{out}

(3) Draw $V_{out} \sim V_{in}$ curve

Graphically: (1) Draw the BJT $i-V$ curves

(2) Draw load line: $i_C \sim V_{out}$

(3) Draw $V_{out} \sim V_{in}$ curve based on

$$V_{in} = i_B R_B + V_{BE}$$

$$\text{Gain} = \frac{dV_{out}}{dV_{in}} \quad \text{or} \quad \frac{\Delta V_{out}}{\Delta V_{in}}$$

MOSFET inverter: Diagram

How to obtain transfer characteristics?

Mathematically: (1) Find i_D : $i_D = k(V_{in} - V_{TR})^2$ for CCR

(2) V_{DD} - Ground loop: obtain V_{out}

(3) Draw $V_{out} \sim V_{in}$ curve

Graphically: (1) Draw ^{MOSFET} $i-V$ curves

(2) Draw load line

(3) Draw $V_{out} \sim V_{in}$ curve based on

$$V_{in} = \sqrt{\frac{i_o}{k}} + V_{TR}$$


$$\text{Gain} = \frac{dV_{out}}{dV_{in}} = \frac{\Delta V_{out}}{\Delta V_{in}}$$

CMOS inverter: R_D replaced with a p-MOSFET

Key: How to draw the loadline?

loadline: $i_x \sim V_{out} = V_{DD} - V_p$

$$i_x = -i_{DP} = -k_p (V_{GS} - V_{TRP})^2$$



Once you have loadline, you can follow the same procedure as above to obtain the transfer characteristics.

BJT Voltage follower:

Diagram

Obtain $V_{out} \sim V_{in}$ $\left\{ \begin{array}{l} \text{accurately} \\ \text{approximately if } (\beta+1)R_E \gg R_B \end{array} \right.$

in three regions: CCR, cut-off, Saturation

MOSFET voltage follower:

Diagram

Obtain V_{out} vs. V_{in} in CCR

BJT logic inverter:


Diagram

To be able to draw transfer characteristics schematically with right labels, what are the disadvantages?

Digital

1 CMOS Inverter

Diagram



Schematically understanding the output vs. input

Be able to draw the transfer characteristics schematically with labels.

Be able to calculate V_{TC} , power consumption.

Ch. 7

Biasing for BJT

$$V_{OUT} = \frac{V_{OUT(L)} + V_{OUT(H)}}{2}$$

midpoint of two limits

Find $V_{BB} \sim V_{OUT}$

$$V_{BB} = \left(\frac{V_{CC} - V_{OUT}}{\beta_F} \right) \frac{R_B}{R_C} + V_f$$

Feedback biasing of BJT


Given V_{BB} :
 Input loop: obtain I_B , $I_C = \beta_F I_B$
 Output loop: obtain V_{CE}

If $(\beta_F + 1) R_E \gg R_{BB}$, $I_C \approx \frac{V_{BB} - V_f}{R_E}$

$$V_{CE} \approx V_{CC} - I_C (R_C + R_E)$$

Biasing for MOSFET

1) Graphically:



(2) Mathematically,

Cutoff: $V_{out(H)} = V_{DD}$, $i_D = 0$

Triode: $V_{out(L)} = ?$

$V_{out(L)} = (V_{GS} - V_{TR})$

$V_{out(L)} = V_{DD} - i_D R_D$

$i_D = K(V_{GS} - V_{TR})^2 = K[V_{out(L)}]^2$

$\Rightarrow V_{out(L)} = \frac{\sqrt{1 + 4KR_D V_{DD}} - 1}{2KR_D}$

Bias: $V_{out} = \frac{V_{out(L)} + V_{out(H)}}{2}$
 $I_D = \frac{V_{DD} - V_{out}}{R_D}$
 $V_{GS} = V_{TR} + \sqrt{\frac{I_D}{K}}$


Feedback biasing of MOSFET

Given V_G

(1) Find I_D from $\begin{cases} V_{GS} = V_G - I_D R_S \\ I_D = K(V_{GS} - V_{TR})^2 \end{cases}$

(2) Find V_{DS} & V_{GS} :

Small signal Model of BJT




$\beta_0 = \frac{\Delta i_C}{\Delta i_B}$

$\beta_F = \frac{I_C}{I_B}$

Be able to find output signal and small signal gains based on the above model (set DC source = 0V) using the guideline.

Small signal model of FET:



$$g_m = \begin{cases} 2k(V_{GS} - V_{TR}) \\ 2\sqrt{kI_D} \end{cases}$$

Graphically: $g_m = \frac{\Delta i_D}{\Delta V_{GS}}$

Be able to find output signal and small signal gains using the guideline.